

34706

PROGRAM STACK

FAIRCHILD CMOS MACROLOGIC*

DESCRIPTION — The 34706 is a 16-word by 4-bit "Push-Down Pop-Up" Program Stack. It is designed to implement Program Counter (PC) and return address storage for nested subroutines in programmable digital systems. The 34706 executes four instructions: Return, Branch, Call and Fetch as specified by a 2-bit instruction. When the device is initialized, the program counter (PC) is in the top location of the stack. As a new PC value is "pushed" into the stack (Call Operation), all previous PC values effectively move down one level. The top location of the stack is the current PC. Up to 16 PC values can be stored, which gives the 34706 a 15 level nesting capability. "Popping" the stack (Return Operation) brings the most recent PC to the top of the stack and makes it available at the two output buses. The remaining two instructions affect only the top location of the stack. In the Branch Operation a new PC value is loaded into the top location of the stack from the $\overline{D_0} - \overline{D_3}$ inputs. In the Fetch Operation, the contents of the top stack location (current PC value) are put on the $X_0 - X_3$ bus and the current PC value is incremented.


The 34706 may be expanded to any word length without additional logic. Three-state output drivers are provided on the 4-bit Address ($X_0 - X_3$) and Data Outputs, ($\overline{O_0} - \overline{O_3}$); the X-bus outputs are enabled internally and only during the Fetch Instruction whereas the O-bus outputs are controlled by an Output Enable ($\overline{EO_0}$). Two status outputs, Stack Full (\overline{SF}) and Stack Empty (\overline{SE}) are provided. The 34706 is a member of Fairchild's 34000 CMOS Macrologic family, and is available in the new slim 24-pin package.

- 16-WORD BY 4-BIT LIFO
- 15-LEVEL NESTING CAPABILITY
- VERY LOW POWER — IDEAL FOR BATTERY OPERATION
- RELATIVE ADDRESSING CAPABILITY
- 2 MHz MICROINSTRUCTION RATE
- PROGRAM COUNTER LOADABLE FROM DATA BUS
- OPTIONAL AUTOMATIC INCREMENT OF PROGRAM COUNTER
- STACK LIMIT STATUS INDICATORS
- NEW SLIM 24-PIN DIP

PIN NAMES

$\overline{D_0} - \overline{D_3}$	Data Inputs (Active LOW)
I_0, I_1	Instruction Inputs
\overline{EX}	Execute Input (Active LOW)
CP	Clock Input
\overline{MR}	Master Reset Input (Active LOW)
\overline{CI}	Carry Input (Active LOW)
$\overline{EO_0}$	Output Enable Input (Active LOW)
$\overline{O_0} - \overline{O_3}$	Output Data Outputs (Active LOW)
$X_0 - X_3$	Address Outputs
\overline{CO}	Carry Output (Active LOW)
\overline{SF}	Stack Full Output (Active LOW)
\overline{SE}	Stack Empty Output (Active LOW)

*A Trademark of Fairchild Camera and Instrument Corporation



FAIRCHILD CMOS MACROLOGIC • 34706

TABLE I
INSTRUCTION SET FOR THE 34706

I ₁	I ₀	INSTRUCTION	INTERNAL OPERATION	X-BUS	O-BUS (WITH $\overline{E}O_0$ LOW)
L	L	Return (Pop)	Decrement Stack Pointer	Disabled	New ("popped") Program Counter value when EX goes LOW
L	H	Branch (Load PC)	Load D-Bus into current Program Counter location	Disabled	Current Program Counter until CP goes HIGH again, then updated with newly entered PC value
H	L	Call (Push)	Increment Stack Pointer & Load D-Bus into new Program Counter location	Disabled	Current Program Counter until CP goes HIGH again, then updated with newly entered PC value
H	H	Fetch (Increment PC)	Increment Current Program Counter if $\overline{C}I$ is LOW	Current Program Counter while both CP & EX are LOW, disabled while CP or EX is HIGH	Current Program Counter until CP goes HIGH again, then updated with incremented PC value

H = HIGH Level
L = LOW Level

34706 BLOCK DIAGRAM

